

Customer No.: 31561
Docket No.: 500-002
Application No.: 10/630,983

In the Claims

Please amend the claims as follows.

1. (original) A noise filter for an integrated circuit comprising:

a CMOS inverter having an input and an output, said input of said CMOS inverter being coupled with an input pad of said integrated circuit, said output of said CMOS inverter being coupled with an input buffer;

a first capacitor being inserted between said output of said CMOS inverter and a first voltage source; and

a second capacitor being inserted between said output of said CMOS inverter and a second voltage source.

2. (original) A noise filter according to Claim 1, wherein said integrated circuit is a LSI.

3. (original) A noise filter according to Claim 1, wherein said integrated circuit is a VLSI.

4. (original) A noise filter according to Claim 1, wherein said input buffer is a schmitt trigger.

5. (original) A noise filter according to Claim 1, wherein said CMOS inverter includes a NMOS transistor and a PMOS transistor.

6. (original) A noise filter according to Claim 1, wherein said first voltage source is VDD and said second voltage source is VSS.

7. (currently amended) A noise filter for an integrated circuit comprising:

Customer No.: 31561
Docket No.: 500-002
Application No.: 10/630,983

a transition circuit having an input and an output, said input of said transition circuit being coupled with an input pad of said integrated circuit, said output of said transition circuit being coupled with an input buffer;

a first capacitor being inserted between said output of said transition circuit and a first voltage source; and

a second capacitor being inserted between said output of said transition circuit and a second voltage source;

said transition circuit comprising with a Pch MOS transistor and a Nch MOS transistor; the source of said Pch MOS transistor and the Nch MOS transistor being coupled with the input of said transition circuit;

the drain of said Pch MOS transistor and the Nch MOS transistor being coupled with the output of said transition circuit;

the gate of said Pch MOS transistor being coupled with a ~~first reference~~ third voltage source;

the gate of said Nch MOS transistor being coupled with a ~~second reference~~ fourth voltage source.

8. (original) A noise filter according to Claim 7, wherein said integrated circuit is a LSI.
9. (original) A noise filter according to Claim 7, wherein said integrated circuit is a VLSI.
10. (original) A noise filter according to Claim 7, wherein said transition circuit includes two transfer gates, the two transfer gates are a NMOS transistor and a PMOS transistor.

Customer No.: 31561
Docket No.: 500-002
Application No.: 10/630,983

11. (original) A noise filter according to Claim 7, wherein said input buffer is a schmitt trigger.
12. (original) A noise filter according to Claim 7, wherein said first voltage source is VDD.
13. (currently amended) A noise filter according to Claim 12, wherein ~~a reference the~~ third and fourth voltage sources of said transition circuit ~~[[is]]~~ are $VDD/2$.
14. (original) A noise filter according to Claim 12, wherein said second voltage source is VSS.